www.ti.com


SLLS849A - APRIL 2008-REVISED MAY 2008


## LOW-VOLTAGE HIGH-SPEED QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH ±15-kV IEC ESD PROTECTION

Check for Samples: AM26LV32E

### **FEATURES**

- Meets or Exceeds Standard TIA/EIA-422-B and ITU Recommendation V.11
- **Operates From a Single 3.3-V Power Supply**
- **ESD Protection for RS422 Bus Pins** 
  - ±15-kV Human-Body Model (HBM)
  - ±8-kV IEC61000-4-2, Contact Discharge
  - ±15-kV IEC61000-4-2, Air-Gap Discharge
- Switching Rates up to 32 MHz
- Low Power Dissipation: 27 mW Typ
- Open-Circuit, Short-Circuit, and Terminated Fail-Safe
- ±7-V Common-Mode Input Voltage Range With ±200-mV Sensitivity
- Accepts 5-V Logic Inputs With 3.3-V Supply (Enable Inputs)
- Input Hysteresis: 35 mV Typ
- Pin-to-Pin Compatible With AM26C32, AM26LS32
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Package Options: SOP, SOIC, TSSOP, QFN





### **DESCRIPTION/ORDERING INFORMATION**

The AM26LV32E consists of quadruple differential line receivers with 3-state outputs. These differential receivers have ±15-kV ESD (HBM and IEC61000-4-2, Air-Gap Discharge) and ±8-kV ESD (IEC61000-4-2, Contact Discharge) protection for RS422 bus pins.

This device is designed to meet TIA/EIA-422-B and ITU recommendation V.11 drivers with reduced supply voltage. The device is optimized for balanced bus transmission at switching rates up to 32 MHz. The 3-state outputs permit connection directly to a bus-organized system.

The AM26LV32E has an internal fail-safe circuitry that prevents the device from putting an unknown voltage signal at the receiver outputs. In the open fail-safe, shorted fail-safe, and terminated fail-safe, a high state is produced at the respective output.

This device is supported for partial-power-down applications using Ioff. Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The AM26LV32EI is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **Table 1. ORDERING INFORMATION**

T <sub>A</sub>	PACE	(AGE <sup>(1)</sup> (2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - D	Tape and reel	AM26LV32EIDR	AM26LV32EI
-40°C to 85°C	SOP - NS	Tape and reel	AM26LV32EINSR	26LV32EI
-40°C 10 85°C	TSSOP - PW	Tape and reel	AM26LV32EIPWR	SB32
	QFN – RGY	Tape and reel	AM26LV32EIRGYR	SB32


- Package drawings, thermal data, and symbolization are available at <a href="https://www.ti.com/packaging">www.ti.com/packaging</a>.
  For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI (2)website at www.ti.com.

### **FUNCTION TABLE**(1) (each receiver)

	(Caon recei	10.7	
DIFFERENTIAL	ENA	BLES	CUTPUT
INPUT	G	G	OUTPUT
V >0.2.V	Н	Χ	Н
V <sub>ID</sub> ≥ 0.2 V	X	L	Н
0.2.1/ . 1/ . 10.2.1/	Н	X	?
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	X	L	?
V < 00V	Н	Х	L
V <sub>ID</sub> ≤ -0.2 V	X	L	L
Open, shorted, or	Н	Χ	Н
terminated	X	L	Н
X	L	Н	Z


(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), ? = indeterminate

### LOGIC DIAGRAM (POSITIVE LOGIC)





#### **SCHEMATIC**



All resistor values are nominal.

## ABSOLUTE MAXIMUM RATINGS(1) (2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range <sup>(3)</sup>		-0.5	6	V
.,	land valtage as as	A or B inputs	-14	14	V
VI	Input voltage range	Enable Inputs	-0.5	6	V
$V_{ID}$	Differential input voltage <sup>(4)</sup>		-14	14	V
Vo	Output voltage range		-0.5	6	V
I <sub>IK</sub>	Input clamp current range	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current range	V <sub>O</sub> < 0		-20	mA
lo	Maximum output current			±20	mA
TJ	Operating virtual junction temperature			150	°C
		D package		73	
0	Dealers the most importance (5) (6)	NS package		64	0C/M
$\theta_{JA}$	Package thermal impedance <sup>(5)</sup> (6)	PW package		108	°C/W
		RGY package		39	
T <sub>A</sub>	Operating free-air temperature range		-40	85	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6) The package thermal impedance is calculated in accordance with JESD 51-7.

Copyright © 2008, Texas Instruments Incorporated

<sup>(2)</sup> This device is designed to meet TIA/EIA-422-B and ITU.

<sup>3)</sup> All voltage values except differential input voltage are with respect to the network GND.

<sup>(4)</sup> Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

Maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_{J(max)} - T_A)/\theta_{JA}$ . Selecting the maximum of 150°C can affect reliability.



### RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	3	3.3	3.6	٧
V <sub>IH</sub>	Enable high-level input voltage	2		5.5	٧
V <sub>IL</sub>	Enable low-level input voltage	0		8.0	V
V <sub>IC</sub>	Common-mode input voltage	-7		7	V
$V_{ID}$	Differential input voltage	-7		7	V
I <sub>OH</sub>	High-level output current			<b>–</b> 5	mA
I <sub>OL</sub>	Low-level output current			5	mA
T <sub>A</sub>	Operating free-air temperature	-40		85	°C

## **ELECTRICAL CHARACTERISTICS**

over recommended ranges of common-mode input, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage, differential input					0.2	V
$V_{\text{IT-}}$	Negative-going input threshold voltage, differential input			-0.2			V
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )				35		mV
$V_{IK}$	Input clamp voltage, G and $\overline{G}$	$I_{I} = -18 \text{ mA}$				-1.5	٧
		$V_{ID} = 200 \text{ mV}, I_{OH} = -$	5 mA	2.4	3.2		
V <sub>OH</sub>	High-level output voltage	V <sub>ID</sub> = 200 mV, I <sub>OH</sub> = -	V <sub>CC</sub> - 0.1			V	
.,	Laur laural austraut vielta en	$V_{ID} = -200 \text{ mV}, I_{OL} =$		0.17	0.5	V	
$V_{OL}$	Low-level output voltage	$V_{ID} = -200 \text{ mV}, I_{OL} =$			0.1	V	
l <sub>OZ</sub>	High-impedance state output current	$V_O = V_{CC}$ or GND				±50	μΑ
I <sub>off</sub>	Output current with power off	$V_{CC} = 0 \text{ V}, V_{O} = 0 \text{ or } $	5.5 V			±100	μΑ
	Line input nument	Other inner at 0.1/	V <sub>I</sub> = 10 V			1.5	A
I <sub>I</sub>	Line input current	Other input at 0 V	$V_{I} = -10 \text{ V}$			-2.5	mA
I	Enable input current, G and G	V <sub>I</sub> = V <sub>CC</sub> or GND				±1	μΑ
r <sub>i</sub>	Input resistance	$V_{IC} = -7 \text{ V to } 7 \text{ V}$ , Other input at 0 V		4	17		kΩ
I <sub>CC</sub>	Supply current (total package)	$G, \overline{G} = V_{CC}$ or GND, No load, Line inputs open			8	17	mA
C <sub>pd</sub>	Power dissipation capacitance <sup>(2)</sup>	One channel			150		pF

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. (2)  $C_{pd}$  determines the no-load dynamic current consumption:  $I_S$  =  $C_{pd}$  ×  $V_{CC}$  × f +  $I_{CC}$ 

www.ti.com

### **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	See Figure 4	8	16	26	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	See Figure 1	8	16	26	ns
t <sub>t</sub>	Transition time	See Figure 1		5		ns
t <sub>PZH</sub>	Output-enable time to high level	See Figure 2		17	40	ns
t <sub>PZL</sub>	Output-enable time to low level	See Figure 3		10	40	ns
t <sub>PHZ</sub>	Output-disable time from high level	See Figure 2		20	40	ns
t <sub>PLZ</sub>	Output-disable time from low level	See Figure 3		16	40	ns
t <sub>sk(p)</sub>	Pulse skew	See Figure 1 (2)		4	6	ns
t <sub>sk(o)</sub>	Pulse skew	See Figure 1 (3)		4	6	ns
t <sub>sk(pp)</sub>	Pulse skew (device to device)	See Figure 1 <sup>(4)</sup>		6	9	ns
f <sub>(max)</sub>	Maximum operating frequency	See Figure 1		32		MHz

## **ESD PROTECTION**

PARAMETER	TEST CONDITIONS	TYP	UNIT
	НВМ	±15	
Receiver input	IEC61000-4-2, Air-Gap Discharge	±15	kV
	IEC61000-4-2, Contact Discharge	±8	

Product Folder Links: AM26LV32E

All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .  $t_{sk(p)}$  is  $|t_{pLH} - t_{pHL}|$  of each channel of same device.  $t_{sk(p)}$  is the maximum difference in propagation delay times between any two channels of same device switching in the same direction.  $t_{sk(pp)}$  is the maximum difference in propagation delay times between any two channels of any two devices switching in the same direction.



#### PARAMETER MEASUREMENT INFORMATION

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR = 10 MHz, duty cycle = 50%,  $t_r = t_f \le 2ns$ .
- C. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted waveform  $\overline{G}$ .




Figure 1. Test Circuit and Voltage Waveforms, tplH and tpHL

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR = 10 MHz, duty cycle = 50%,  $t_r = t_f \le 2ns$ .
- C. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted waveform  $\overline{G}$ .




Figure 2. Test Circuit and Voltage Waveforms, t<sub>PZH</sub> and t<sub>PHZ</sub>

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR = 10 MHz, duty cycle = 50%,  $t_r = t_f \le 2ns$ .
- C. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted waveform  $\overline{G}$ .



## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 3. Test Circuit and Voltage Waveforms,  $t_{\text{PZL}}$  and  $t_{\text{PLZ}}$ 





10-Jun-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
AM26LV32EIDR	ACTIVE	SOIC	Diawing	16	2500	Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 85	(4/5) AM26LV32EI	Samples
AM26LV32EIDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AM26LV32EI	Samples
AM26LV32EINSR	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	26LV32EI	Samples
AM26LV32EIPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SB32	Samples
AM26LV32EIPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SB32	Samples
AM26LV32EIRGYR	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SB32	Samples
AM26LV32EIRGYRG4	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SB32	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



## PACKAGE OPTION ADDENDUM

10-Jun-2014

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF AM26LV32E:

■ Enhanced Product: AM26LV32E-EP

NOTE: Qualified Version Definitions:


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013

## TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AM26LV32EIDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
AM26LV32EIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
AM26LV32EIRGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1

www.ti.com 8-Apr-2013



\*All dimensions are nominal

7 til dillionorono aro nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AM26LV32EIDR	SOIC	D	16	2500	367.0	367.0	38.0
AM26LV32EIPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
AM26LV32EIRGYR	VQFN	RGY	16	3000	367.0	367.0	35.0

## D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



## RGY (R-PVQFN-N16)

## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



# RGY (R-PVQFN-N16)

## PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>